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Abstract
Nonlinear systems, such as switching DC-DC boost or buck converters, have rich dynamics.
A simple one-dimensional discrete-time model is used to analyze the boost or buck converter in
discontinuous conduction mode. Seven different control schemes (open-loop power stage, voltage
mode control, current mode control, constant power load, constant current load, constant-
on-time control, and boundary conduction mode) are analyzed systematically. The linearized
dynamics is obtained simply by taking partial derivatives with respect to dynamic variables. In
the discrete-time model, there is only a single pole and no zero. The single closed-loop pole
is a linear combination of three terms: the open-loop pole, a term due to the control scheme,
and a term due to the non-resistive load. Even with a single pole, the phase response of the
discrete-time model can go beyond -90 degrees as in the two-pole average models. In the boost
converter with a resistive load under current mode control, adding the compensating ramp has
no effect on the pole location. Increasing the ramp slope decreases the DC gain of control-to-
output transfer function and increases the audio-susceptibility. Similar analysis is applied to the
buck converter with a non-resistive load or variable switching frequency. The derived dynamics
agrees closely with the exact switching model and the past research results.
KEYWORDS:Nonlinear system, DC-DC power conversion, discrete-time model, non-resistive
load, discontinuous conduction mode, small-signal analysis
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Table 1: Summary of seven schemes analyzed.
Scheme
Part I. Resistive Load (Fixed Switching Frequency) (summarized in Table 2)
S1 Open-loop power stage
S2 Voltage mode control (VMC)
S3 Current mode control (CMC)
Part II. Non-Resistive Load (Fixed Switching Frequency) (summarized in Table 3)
S4 Power stage/VMC/CMC with constant power load (CPL)
S5 Power stage/VMC/CMC with constant current load (CCL)
Part III. Part III. Variable Switching Frequency Control (summarized in Table 4)
S6 Valley voltage constant-on-time control (V-COTC)
S7 Boundary Conduction Mode (BCM)
1 Introduction
Nonlinear systems, such as switching DC-DC boost or buck converters, have rich dynamics. Many
efforts have been made in the past three decades to analyze the boost converter power stage in
discontinuous conduction mode (DCM) based on average models [1–8]. Fewer efforts [9–11] have
been made to model the boost converter under current mode control (CMC) in DCM. The analysis
of the DCM is generally believed to be complex because DCM has three stages in a switching cycle.
Combination of CMC and DCM further increases the complexity. Adding a non-resistive load also
increases the complexity [12]. This paper presents an alternative and accurate modeling in addition
to the average models.
Similar modeling approach has been applied to the fixed-switching-frequency buck converter
with a resistive load [13]. Compared with [13], this paper makes three additional extensions. First,
it extends to the boost converter. Second, it extends to the non-resistive load case. Third, it
extends to variable switching frequency control. This paper focuses on the boost converter.
In [14], a discrete-time model for the boost converter power stage in DCM is proposed. The
model accurately predicts subharmonic oscillation in a boost converter with proportional voltage
feedback [15]. However, its potential advantage has not been fully appreciated. In this paper, the
discrete-time model is applied to analyze the boost and buck converters in seven different schemes
in a unified way (summarized in Table 1): open-loop power stage, voltage mode control (VMC),
current mode control, constant power load (CPL), constant current load (CCL), constant-on-time
control (COTC), and boundary conduction mode (BCM).
In the past, the analysis of these different schemes were reported in separate references [1, 3–
7, 9–12, 16–18], instead of in a single reference as this paper. Here, the linearized dynamics of
the discrete-time model is obtained simply by taking partial derivatives with respect to dynamic
variables. In the discrete-time model, the pole will be shown to have a simpler expression and is
a linear combination of three terms: the open-loop pole, a term due to the control scheme, and a
term due to the non-resistive load. The discrete-time model provides a simpler alternative to design
or analyze the converter different from the circuit-averaging approach [10]. The same methodology
developed here can be extended to analyze other types of converters [13,19], or applications, such
as power factor correction and digital control of DC-DC converters directly based on discrete-time
dynamics. For example, as shown in this paper, similar analysis can be readily extended to analyze
the converter with a non-resistive load.
This paper presents theoretical analysis of already experimentally observed phenomena in [5,9,
12,15–17,20,21]. Seven simulation examples based on the exact switching model have been made.
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Figure 1: A boost converter power stage.
All the obtained results agree coherently with the past observations, and they are verified by the
exact switching model. The analysis of the seven different schemes is presented next. For each
scheme, the flow of analysis is as follows.
1. Identify the dynamic variables.
2. Identify the feedback variables.
3. Derive the switching constraint (when the switch is turned on/off).
4. Derive the large-signal dynamics.
5. Using partial derivatives, derive the small-signal (linearized) dynamics.
6. Determine the pole, control-to-output and audio-susceptibility frequency responses.
This paper has three parts. In Part I, the boost converter with resistive load is analyzed, and
similar results [13] for the buck converter are reviewed. In Part II, pole shifting due to non-resistive
load is analyzed. In Part III, variable frequency control is analyzed. At the end of each part, the
key results are summarized in a table.
Part I
Open/Closed-Loop Dynamics, VMC, and
CMC
2 Scheme One (S1): Open-Loop Power Stage
Consider a boost converter power stage (Fig. 1) with a switching frequency fs and a switching
period T = 1/fs. Let ωs = 2pifs. Denote the source voltage as vs, the capacitor voltage as v, the
inductance as L, the capacitance as C, and the equivalent series resistance (ESR) as Rc. The load,
either resistive or non-resistive, has a steady-state effective resistance R. If the load is non-resistive,
the dynamic resistance in the n-th cycle is denoted as Rn.
2.1 Nonlinear Discrete-Time Model
In DCM, there are three stages in the switching period. Let the durations of the first and the
second stages be DT and D2T , respectively. The inductor current iL is zero in the third stage, and
one discrete-time pole is zero [22]. The discrete-time dynamics is thus one-dimensional.
Throughout the paper, to simplify the dynamics, all continuous-time variables are sampled at
the beginning of each cycle. A subscript n is used for a dynamic variable of the n-th cycle. For
4
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Figure 2: An illustrative signal plot of iL in each cycle for DCM.
vn+1 = f(vn, vsn,Dn, Rn)
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Figure 3: Open-loop power stage large-signal dynamics.
example, Dn denotes the duty cycle in the n-th cycle. Also, trailing-edge modulation (where the
switch is turned on at the beginning of each cycle) is assumed. An illustrative signal plot of iL
is shown in Fig. 2. The nonlinear large-signal discrete-time model (mapping) reported in [14] is
rearranged here as
vn+1 = f(vn, vsn,Dn, Rn) = (1− βnKn)vn +
βnv
2
snD
2
n
vn − vsn
(1)
where Kn = 2L/RnT , βn = ρnT
2/2LC, and ρn = Rn/(Rn +Rc). The model dynamics is shown in
Fig. 3. Note that Kn, βn, and ρn are dimensionless variables. Also note that Rn, Kn, βn, and ρn
are dynamic variables (varying in each cycle) if the load is non-resistive. If the load is resistive, they
are constant and denoted as R, K, β, and ρ, respectively. The short notation vsn, instead of vs,n,
is used for brevity. This applies to other variables. For Rc = 0, ρn = 1. Here, under fixed switching
frequency, T is constant. In Sec. III, under variable switching frequency, and the switching period
is a dynamic variable, denoted as Tn.
2.2 Steady-State (Fixed-Point) Analysis
In steady state, let (fixed-points) Dn = D, Rn = R, Kn = K = 2L/RT , ρn = ρ = R/(R + Rc),
βn = β = ρT
2/2LC, vsn = vs and vn+1 = vn = v = Mvs, where M is the conversion ratio [10].
Then (1) leads to a steady-state equation,
M2 −M −
D2
K
= 0 (2)
which is a quadratic equation of M and has two solutions. Ignoring the negative solution, one has
the same result as in [10, p. 124],
M =
1 +
√
1 + 4D2/K
2
(3)
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Assume ESR is small. By simple algebra based on the steady-state inductor current slopes, one
has
D2
D
=
vs
vs − v
=
1
1−M
(4)
Using (3) and (4), one has D2 = KM/D and D = (M − 1)D2 =
√
KM(M − 1). These equations
greatly simplify the linearized dynamics and are used throughout the paper.
2.3 Limitation on the Input Space
The nonlinear dynamics (1) is derived under the assumption that the converter operates in DCM,
not all inputs (vn, vsn,Dn, Rn) = (v, vs,D,R) are legitimate, unless an additional CCM model is
included. An input (v, vs,D,R) which makes the converter leave DCM is illegitimate. Assume
that the variation of the capacitor voltage v is small within a switching period T , then D2/D =
vs/(v−vs) = 1/(M −1). The converter operating within DCM requires D+D2 = Dv/(v−vs) < 1,
which leads to the following limitation on the input space (v, vs,D,R) for the mapping (1) to be
legitimate:
1
1−D
<
v
vs
(5)
2.4 Linearized Open-Loop Dynamics
A hat ˆ is used to denote small perturbations (e.g., vˆn = vn− v and Dˆn = Dn−D). For a resistive
load, Rˆn = R − R = 0. The effect of a non-resistive load will be discussed later. The linearized
open-loop dynamics is
vˆn+1 =
∂f
∂vn
vˆn +
∂f
∂vsn
vˆsn +
∂f
∂Dn
Dˆn (6)
= [1−
ρT
RC
(
2M − 1
M − 1
)]vˆn +
ρTM
RC
(
2M − 1
M − 1
)vˆsn + [
2ρTMvs
RCD
]Dˆn (7)
:= p0vˆn+Γs0vˆsn + Γc0Dˆn (8)
where the open-loop pole is
p0 = 1−
ρT
RC
(
2M − 1
M − 1
) (9)
The converter is stable if |p0| < 1. Saddle-node bifurcation [23] occurs when p0 = 1, and subhar-
monic oscillation (period-doubling bifurcation) occurs when p0 = −1.
In [10, p. 427], the negative continuous-time pole is ωp = (2M − 1)/RC(1 −M), equivalent
(through a mapping) to the discrete-time pole p0 ≈ e
ωpT if T ≪ RC and Rc ≪ R. Thus, given a
discrete-time pole (9), one can easily obtains its corresponding continuous-time pole.
2.5 Agreement with the Exact Switching Model
In [24], based on the exact switching model, the exact value of the discrete-time pole p0 is obtained,
p0 = e
−ρωc(T− d2−d1
2
)e−ρωl(
d2−d1
2
)((
ωl − ωc
2ω
) sin(ρω(d2 − d1)) + cos(ρω(d2 − d1))) (10)
where d1 = DT , d2 = (D2 +D)T , and
ωc =
1
RC ωl =
Rc
L
ω =
√
ω20 − (
ωc−ωl
2 )
2 ≈ ω0 ω0 =
1√
LC
(11)
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For a small θ, eθ ≈ 1 + θ, sin(θ) ≈ θ and cos(θ) ≈ 1− θ2/2, then the exact discrete-time pole (10)
becomes (7). This shows that the derived linearized model (8), although based on the approximate
nonlinear model (1), is close to the exact switching model.
2.6 Open-Loop Frequency Responses
The output voltage is close to ρv. In the power stage, Dn is the control variable to control the
output voltage. Given the dynamics (8), the open-loop control-to-output transfer function is
Toc0(z) :=
ρvˆ(z)
Dˆ(z)
=
ρΓc0
z − p0
(12)
As discussed above, D =
√
KM(M − 1). The DC gain, agreed with [10, p. 427], is
Toc0(1) =
ρΓc0
1− p0
=
2ρv
D
(
M − 1
2M − 1
) =
2ρvs
K
(
D
2M − 1
) (13)
Similarly, the open-loop audio-susceptibility (source-to-output transfer function) is
Tos0(z) :=
ρvˆ(z)
vˆs(z)
=
ρΓs0
z − p0
(14)
and the DC gain of audio-susceptibility is
Tos0(1) =
ρΓs0
1− p0
= ρM (15)
agreed with [2].
Given a transfer function in the z-domain, say T (z), its DC gain is T (1), and its effective
frequency response is T (ejωT ), which is valid in the frequency range |ω| < ωs/2 (half the switching
frequency). Different from a single-pole continuous-time system, in which the phase response
cannot go beyond -90 degrees, a single-pole discrete-time system has phase response beyond -90
degrees [22], giving similar results as in two-pole average models [3–5] as shown in the next example.
Example 1. (The frequency response of the discrete-time model agrees with the experimental results
reported in [5].) Consider a boost converter power stage from [5] with parameters fs = 100 kHz,
vs = 5 V, R = 20 Ω, L = 5 µH, C = 40 µF, Rc = 0, and D = 0.7.
The pole from (7) is 0.9703. The exact pole from (10) based on the exact switching model [24] is
0.9707. Both agree closely. Throughout the paper, the exact switching model means the circuit as
in Fig. 1 with the ideal switch, where the exact switching instants depend on the particular control
scheme. Simulation based on the exact switching model is expected to be accurate as other circuit
simulators such SIMPLIS, PSIM and SABER.
The control-to-output frequency response of the discrete-time model (12) is shown in Fig. 4,
compared with that of the average model in [5]. The frequency response of the discrete-time model
matches well with the experimental data (reproduced and marked as * in Fig. 4) reported in [5]
based on SABER simulation. This example shows that the discrete-time model, even though with
only one pole and no zero, still gives accurate frequency responses.
Here, both the discrete-time model and the average model in [5] agrees closely with the exact
switching model. In this example, the average model has good agreement because the discrete-time
pole here is real positive. With additional feedback as discussed later, the closed-loop discrete-time
7
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Figure 4: Control-to-output frequency responses of discrete-time model (solid line), average model
[5] (dashed line) and experimental data marked as *.
pole may be real negative, and the converter is oscillatory [13]. In that case, the discrete-time
model would give more accurate results than the average model (as shown in Example 2 with
voltage feedback). In the average model of the boost converter, if the ESR zero is located between
the two poles in the complex plane, the root loci of poles would remain on the real axis, and the
converter with any feedback gain is not oscillatory. However, if the ESR zero is located to the left
of the high-frequency pole in the complex plane, based on the root locus, the converter may have
complex poles, but the oscillation frequency is not subharmonic (contradicting to simulations or
real circuit experiments shown in Example 2 or [15]). Therefore, the average models are accurate
only in some conditions (when the discrete-time pole is real positive) as reported in [13], whereas
the discrete model does not have such a limitation. ✷
3 General Closed-Loop Dynamics with Non-Resistive Load
3.1 The Pole is a Linear Combination of Three Terms
For a closed-loop converter, another switching constraint associated with the duty cycle is placed
on the power stage dynamics (1). Generally, the constraint can be represented directly in terms of
the duty cycle as a function of other variables,
Dn = D(vn, vsn, vcn, Rn) (16)
where, in VMC, the control variable vcn controls the output voltage; while in CMC, the control
variable vcn controls the peak inductor current. The closed-loop dynamics is shown in Fig. 5.
Generally, the dynamic load Rn can be represented as a function of the capacitor voltage vn,
Rn = R(vn). For general cases about other switching constraints or other load representations,
similar dynamics can be derived and are omitted to save space.
From (1) and (16), the linearized closed-loop dynamics is
vˆn+1 = [
∂f
∂vn
+
∂f
∂Dn
∂D
∂vn
+
∂f
∂Rn
∂R
∂vn
]vˆn + [
∂f
∂vsn
+
∂f
∂Dn
∂D
∂vsn
]vˆsn + [
∂f
∂Dn
∂D
∂vcn
]vˆcn (17)
:= pvˆn+Γsvˆsn + Γcvˆcn (18)
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Figure 5: Closed-loop large-signal dynamics.
where p is the closed-loop pole and can be expressed as a combination of three terms:
p =
∂f
∂vn
+
∂f
∂Dn
∂D
∂vn
+
∂f
∂Rn
∂R
∂vn
(19)
:= p0 +∆pc +∆pl (20)
where ∆pc = (∂f/∂Dn)(∂D/∂vn) denotes a pole shifting due to the closed-loop control scheme,
and ∆pl = (∂f/∂Rn)(∂R/∂vn) denotes a pole shifting due to the non-resistive load. Note that
the term ∆pc depends on the control scheme, and may be converter-dependent, whereas the ∆pl is
generally converter-independent. If the load is purely resistive, one has ∂R/∂vn = 0 and ∆pl = 0.
Note that a resistive load affects the pole location through R, as shown in (9), not through ∆pl.
3.2 Closed-Loop Frequency Responses
Given the dynamics (18), the closed-loop control-to-output transfer function is
Toc(z) :=
ρvˆ(z)
vˆc(z)
=
ρΓc
z − p
(21)
Similarly, the closed-loop audio-susceptibility (source-to-output transfer function) is
Tos(z) :=
ρvˆ(z)
vˆs(z)
=
ρΓs
z − p
(22)
Compared with other modeling approaches, the discrete-time modeling is simpler. Given a
converter with a particular load under a particular control scheme, the discrete-time pole is just a
linear combination of different terms. The dynamics for the boost converter under fixed-switching-
frequency VMC or CMC with a resistive load is presented next, followed by the non-resistive load
case in Sec. 7, and the variable-switching-frequency case in Sec. III.
Given a particular control scheme, the first step of analysis is to determine the switching con-
straint (16). Once the constraint is obtained, the closed-loop dynamics and pole can be easily
obtained from (18) and (20).
4 Scheme Two (S2): Voltage Mode Control (VMC) with Resistive
Load
Consider a VMC boost converter shown in Fig. 6. Assume that the output voltage variation is small
within a cycle and Rc is small. Consider a voltage feedback with a gain g. Let the ramp amplitude in
9
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Figure 6: A boost converter under voltage-mode control.
the PWM module be Vh and the reference voltage be vc. The duty cycle is determined by equating
the voltage loop output g(vc − vn) to the ramp DnVh at the switching instant, g(vc − vn) = DnVh
It is rearranged in terms of the duty cycle Dn as a function of vn,
Dn = D(vn) ≈
g(vc − vn)
Vh
(23)
It is a simple state feedback and the linearized closed-loop dynamics is vˆn+1 = pvˆn+Γs0vˆsn, where
the closed-loop pole is p = p0 +∆pc = p0 − gΓc0/Vh. The converter is stable if −1 < p < 1. Since
∆pc here is generally negative, which may shift the pole to the left and make the pole p = p0+∆pc
to be negative. Subharmonic oscillation occurs when p = p0 − gΓc0/Vh < −1, rearranged as
g >
(p0 + 1)Vh
Γc0
(24)
Example 2. (The discrete-time model gives better prediction of gain margin than the average
model.) Consider a VMC boost converter from [15] with parameters fs = 3 kHz, vs = 16 V,
R = 12.5 Ω, L = 208 µH, C = 222 µF, Rc = 0, and output voltage v = 25 V. It is shown in [15]
that subharmonic oscillation occurs when g > 0.08 by simulation based on the exact switching
model.
From (24), the critical gain (when the subharmonic oscillation occurs) is 0.076. Thus, a feedback
gain greater than 0.076 is expected to be destabilizing, which agrees with the simulation result
in [15] noted above. With g = 0.076, the closed-loop discrete-time pole is -1.08, indicating that the
converter is oscillatory at the half switching frequency (9424.9 rad/s).
Next, the frequency responses of the discrete-time model and the average model are compared.
It will be shown that the discrete-time model gives more accurate results. The control-to-output
frequency response of the discrete-time model (21) is shown in Fig. 7, compared with that of the
average model based on [5]. The gain margin of the discrete-time model is -22.4 dB (corresponding
to g = 10−22.4/20 = 0.076) at the half switching frequency. The gain margin agrees with the exact
switching model reported in [15].
In contrast, the gain margin based on the average model [5] is -9.28 dB (corresponding to
g = 10−9.28/20 = 0.3436) at frequency 15900 rad/s, which does not accurately predict the critical
gain for the subharmonic oscillation. With g = 0.076, the closed-loop poles of the average model
are −4508.3± 7115.2i, which are stable with a transient oscillation frequency at 7115.2 rad/s. This
contradicts with the simulation that, with g = 0.076, the converter is unstable with a (subharmonic)
oscillation frequency at 9424.9 rad/s. In this example, the discrete-time model gives more accurate
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Figure 7: Control-to-output frequency responses of discrete-time model (solid line) and average
model (dashed line). The gain margin -22.4 dB predicted by the discrete-time model is more
accurate than the gain margin -9.28 dB predicted by the average model.
results than the average model both qualitatively (about the stability) and quantitatively (about
the oscillation frequency). ✷
5 Scheme Three (S3): Current Mode Control (CMC) with Resis-
tive Load
In CMC shown in Fig. 8, let the compensating ramp slope be ma and the inductor current slope in
the first stage of each cycle be m1 = vs/L. The duty cycle is determined by these two slopes and
the control variable vcn (which controls the peak inductor current):
Dn = D(vsn, vcn) =
vcn
T (vsnL +ma)
(25)
This feedback control law adds a nonlinear constraint to the discrete-time dynamics (1). As noted
in [9] for the boost converter in DCM, CMC adds feedforward from vs but adds no voltage feedback.
Since Dn is not a function of vn, one has ∆pc = (∂f/∂Dn)(∂D/∂vn) = 0 and p = p0. The pole
for CMC is the same as the open-loop power stage pole, agreed with [9]. The results for CCM and
DCM are different. In CCM, CMC does add state feedback. In contrast, in DCM, the CMC control
law (25) does not add any state feedback because the initial current at the beginning of each cycle
is zero.
5.1 Linearized Dynamics
Let mc = 1 +ma/m1 as in [9]. Taking partial derivative of (25) with respect to vcn and vsn, the
constraint (25) has linearized dynamics,
Dˆn =
∂D
∂vcn
vˆcn +
∂D
∂vsn
vˆsn = [
1
Tm1mc
]vˆcn − [
D
vsmc
]vˆsn (26)
The closed-current-loop linearized dynamics, (7) with (26), can be simplified as
vˆn+1 = p0vˆn +
ρTM
RC
(
2M − 1
M − 1
−
2
mc
)vˆsn + [
ρTD
C(M − 1)mc
]vˆcn (27)
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Figure 8: A boost converter under current-mode control.
5.2 DC Gains and the Effects of the Compensating Ramp
From (21) and (27), the DC gain of control-to-output transfer function, agreed with [9], is
Toc(1) =
ρRD
(2M − 1)mc
(28)
Compared with (13), for no compensating ramp added (mc = 1), the DC gain for CMC is larger
than that for the power stage if L > Tvs. However, since mc ≥ 1, adding the ramp or increasing
the ramp slope decreases the DC gain.
From (22), the DC gain of audio-susceptibility is
Tos(1) = ρM(1−
2(M − 1)
(2M − 1)mc
) < ρM = Tos0(1) (29)
The audio-susceptibility for CMC is smaller than that for the open-loop power stage (see (15)).
However, based on (29), one has ∂Tos(1)/∂mc > 0, and increasing the ramp slope increases the
audio-susceptibility. From (29), the DC gain of audio-susceptibility is nulled ifmc = 1−1/(2M−1).
Since M > 1 for the boost converter, a negative ramp (with mc < 1) is required to null the audio-
susceptibility.
Without the ramp compensation (mc = 1), (29) becomes
Tos(1) =
ρM
2M − 1
(30)
which is close to 1/2 for a large M .
Different from the CCM case, the effects of the compensating ramp for DCM are summarized.
First, since the pole location in DCM is not shifted by CMC, adding the ramp also does not shift
the pole and does not affect the stability. Second, increasing the ramp slope decreases the DC gain
of control-to-output transfer function. Third, increasing the ramp slope increases the DC gain of
audio-susceptibility. These three effects raise the question whether the ramp is needed for the boost
converter in DCM. The ramp, beneficial in CCM to stabilize the current loop, may be unnecessary
in DCM since the current loop itself is not oscillatory. The need of the ramp is also questioned for
the buck converter in DCM [13].
Example 3. Consider a CMC boost converter with parameters fs = 700 kHz, vs = 12 V, R = 24
Ω, L = 1 µH, C = 125 µF, Rc = 0, and output voltage v = 24 V.
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Figure 9: Control-to-output frequency responses of discrete-time model (solid line) and average
model [9] (dashed line).
The control-to-output frequency response (21) is shown in Fig. 9, compared with that of the
average model reported in [9] which was shown in agreement with the experimental results. Both
have similar magnitude frequency responses. The discrete-time model generally has a larger phase
lag close to the half switching frequency. This can be explained by the fact, in the discrete-time
model, the output is measured at the start of the period (t = nT ), while the control is exerted at
t = nT +DnT (with a delay). The discrepancy can be mitigated if the output is also measured at
t = nT +DnT [22]. ✷
6 Buck Converter with a Resistive Load: A Short Review
Similar results for the buck converter based on [13] are summarized here for completeness and also
for comparison. From [13], the nonlinear large-signal discrete-time dynamic for the buck converter
in DCM is
vn+1 = (1− βK)vn − βvsD
2
n(1−
vs
vn
) (31)
The open-loop power stage pole for the buck converter, agreed with [10, p. 427], is
p0 = 1−
ρT
RC
(
2−M
1−M
) (32)
From [13], the pole for the CMC buck converter, agreed with [9, 10], is
p = p0 +∆pc = p0 +
ρT
RCmc
(
2M
1−M
) = 1−
ρT
RC
(
2−M − 2Mmc
1−M
) (33)
With no compensating ramp, mc = 1, and the CMC pole is
1−
ρT
RC
(
2− 3M
1−M
) (34)
The pole (34) is greater than 1 (unstable) for M > 2/3, implying occurrence of saddle-node bifur-
cation [13]. The possibility of instability for M > 2/3 was also reported in [9, 10].
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Table 2: Summary for the power stage and CMC for boost and buck converters, some agreed with
past research results [2, 9, 10,24].
Boost converter Buck converter
Power stage
Pole, p0 1−
ρT
RC (
2M−1
M−1 ) [24] 1−
ρT
RC (
2−M
1−M ) [24]
DC gain, Toc0(1)
2ρv
D (
M−1
2M−1 ) [10]
2ρMvs
D (
1−M
2−M ) [10]
Audio-susceptibility, Tos0(1) ρM [2] M [2]
CMC
Pole shifting, ∆pc 0
ρT
RCmc
( 2M1−M )
Pole, p = p0 +∆pc p0 1−
ρT
RC (
2−M− 2M
mc
1−M )
unstable if mc <
2M
2−M
mc = 1 (no ramp) p0 1−
ρT
RC (
2−3M
1−M )
unstable if M > 2/3 [9]
DC gain, Toc(1)
ρRD
(2M−1)mc [9]
R(1−M)
Mmc(2−M− 2Mmc )
mc = 1 (no ramp)
ρRD
2M−1
R(1−M)
M(2−3M)
Audio-susceptibility, Tos(1) ρM(1−
2(M−1)
(2M−1)mc )
M(2−M− 2
mc
)
2−M− 2M
mc
[9]
mc = 1 (no ramp)
ρM
2M−1
M2
3M−2
A summary for the power stage and CMC for boost and buck converters is given in Table 2.
Part II
Pole Shifting due to Non-Resistive Load
7 Boost Converter
With a non-resistive load, either under open loop, VMC or CMC, the pole is shifted by ∆pl as
discussed in Sec. 3. Two different loads, CPL and CCL, are considered.
7.1 Scheme Four (S4): Boost Converter with a Resistive Load in Parallel with
CPL
Let the load be a resistive load R0 in parallel with a CPL (with a constant power P ) as shown in
Fig. 10. Assume that the output voltage variation within a cycle is small and ESR is also small,
then the effective resistance of the CPL is close to v2n/P . The total load resistance (as a function
of vn) is Rn = R(vn) ≈ R0 ‖ (v
2
n/P ) = R0v
2
n/(R0P + v
2
n). For R0 = ∞, one has Rn = v
2
n/P and
the load is a pure CPL. For P = 0, Rn = R0 and the load is a pure resistor.
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Figure 10: A boost converter power stage with CPL and resistive load R0.
In steady state, the effective resistance is R = R0v
2/(R0P + v
2), which leads to
1
R
−
1
R0
=
P
v2
(35)
From (20),
∆pl =
∂f
∂Rn
∂R
∂vn
=
2ρT
C
(
1
R
−
1
R0
) =
2ρTP
v2C
(36)
which is independent of R0. Note that, as discussed above, a resistive load such as R0 affects the
pole location through the effective resistance R as shown in (9), not through ∆pl. Also note that,
with a small R or R0, the converter may not operate in DCM, and the DCM analysis does not
apply. For P = 0, one has R = R0 and ∆pl = 0 because with a resistive load, the pole is not shifted
by an additional term.
As noted above, for the CMC boost converter, ∆pc = 0. With CPL, the poles for the power
stage and CMC are the same.
From (9) and (36), for either the power stage or CMC,
p = p0 +∆pl = 1−
ρT
RC
(
2M − 1
M − 1
) +
2ρTP
v2C
= 1−
ρT
RC
(
1
M − 1
)−
2ρT
R0C
(37)
When the load is a pure CPL (R0 =∞ and the total effective resistance R = v
2/P ), for example,
the converter is generally stable (with p < 1) and agreed with [12]. Subharmonic oscillation (with
p < −1) may occur if M < 1 + ρT/2RC (close to 1), which is rare because another condition [10]
with M > 1/(1 −D) for the boost converter is required in DCM.
7.2 Scheme Five (S5): Boost Converter with a Resistive Load in Parallel with
CCL
7.2.1 General Case
Let the load be a resistive load R0 in parallel with a CCL (with a constant current Io) as shown
in Fig. 11. This load can model a light emitting diode (LED), and the boost converter is an LED
driver. Assume that the output voltage variation within a cycle is small and ESR is also small,
then the effective resistance of the CCL is close to vn/Io. The total load resistance (as a function
of vn) is Rn = R(vn) ≈ R0 ‖ (vn/Io) = R0vn/(R0Io + vn). For R0 = ∞, one has Rn = vn/Io and
the load is a pure CCL. For Io = 0, one has Rn = R0 and the load is a pure resistor.
From (20),
∆pl =
ρT
C
(
1
R
−
1
R0
) =
ρTIo
vC
(38)
For Io = 0, one has R = R0 and ∆pl = 0 because with a resistive load, the pole is not shifted by an
additional term. If Io > 0, then ∆pl > 0 and the pole is shifted to the right. If Io < 0, then ∆pl < 0
and the pole is shifted to the left. The effect of CCL on the power stage or CMC is discussed next.
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Figure 11: A boost converter power stage with CCL and resistive load R0.
From (9) and (38), for the power stage or CMC,
p = p0 +∆pl = 1−
ρT
RC
(
2M − 1
M − 1
) +
ρTIo
vC
= 1−
ρT
RC
(
M
M − 1
)−
ρT
R0C
(39)
Based on (39) and the fact that 1/R = 1/R0+Io/v, one can prove that for Io < vs(1−2M)/R0,
one has p > 1 and the converter is unstable with occurrence of saddle-node bifurcation. The
occurrence of this condition may be rare because R < 0 is generally required. For R > 0 and Io < 0
(or R0 > 0), one has p < 1 and the saddle-node bifurcation does not occur.
7.2.2 Special Case: Pure CCL
Next, consider a special case that the load is a pure CCL (R0 =∞ and the total effective resistance
R = v/Io), for example. For Io > 0, based on (39), one has p < 1 and the converter is generally
stable (without occurrence of saddle-node bifurcation). For Io < 0, based on (39), one has p > 1 and
the converter is unstable. This result is reasonable because it agrees with the fact that, for Io < 0,
the capacitor voltage keeps increasing and there is no T -periodic orbit. Subharmonic oscillation
(with p < −1) may occur if M < 2RC/(2RC − ρT ), which is rare because another condition with
M > 1/(1 −D) for the boost converter is required in DCM.
In the following two examples, the resistive load in Example 1 is replaced by a non-resistive
load (but keeping the same effective resistance R = 20 Ω) to see the effects of different non-resistive
loads.
In Example 4, the load is a pure CCL. With Io > 0, the pole is shifted to the right. In Example
5, the load is a pure CCL in parallel with a resistor. With Io < 0, the pole is shifted to the left.
The other converter parameters remain the same as in Example 1.
Example 4. (With Io > 0, the pole is shifted to the right, confirmed with time simulation.) Let
the load be a pure CCL with Io = 0.9175. From (3), M = 3.67. With v = Mvs = 18.35, the
effective resistance is R = v/Io = 20 Ω. Based on the exact switching model, the exact pole is
0.9829, shifted from the open-loop pole 0.9707 by 0.0122.
Accuracy of prediction. The estimated pole from (39) is 0.9828, close to the exact pole
0.9829. The estimated pole shifting (38) due to CCL is ∆pl = ρTIo/vC = 0.0125, also agreed
closely with the pole shifting 0.0122 based on the exact switching model.
Verification by time-domain simulation. A (cycle-by-cycle) simulation is made to confirm
the pole location. Since vˆn+1 = pvˆn, given an initial perturbation vˆ0, at the end of n-th cycle, one
has vˆn = p
nvˆ0. The value of pole determines how fast vn converges to the fixed point v.
Let the circuit starts with an initial condition (iL0, v0) = (0, 19) for a period of 20T , shown in
Fig. 12. The prediction of the discrete-time model (8) marked as * is close to the time plot. The
circuit starts with an initial deviation vˆ0 = v0 − v = 19 − 18.4175 = 0.5825. The deviation (from
the fixed point) vˆn decays at a rate of p = 0.9829. At the end of the time period 20T , the deviation
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Figure 12: Time simulation of a boost converter with a pure CCL (with Io = 0.9175). The discrete-
time model prediction marked as * for vn is close to the time plot.
becomes vˆ20 = p
20vˆ0 = 0.412 and v20 = 18.4175 + 0.412 = 18.83, agreed with the time plot shown
in Fig. 12. ✷
Example 5. (With Io < 0, the pole is shifted to the left, confirmed with time simulation.) Let
the load be a CCL with Io = −0.9175 (negative) in parallel with a resistor R0 = 10 Ω. With
v =Mvs = 18.35, the total effective resistance is R0 ‖ (v/Io) = 20 Ω. Based on the exact switching
model, the exact pole is 0.9586, with a pole shifting (from the open-loop pole 0.9707) being -0.0121.
Accuracy of prediction. The estimated pole from (39) is 0.9578, close to the exact pole
0.9586. The estimated pole shifting (38) due to CCL is ∆pl = ρTIo/vC = −0.0125, also agreed
closely with the pole shifting -0.0121 based on the exact switching model.
Verification by time-domain simulation. A time simulation is made to confirm the pole
location. Let the circuit starts with an initial condition (iL0, v0) = (0, 19) for a period of 20T , shown
in Fig. 13. The discrete-time model prediction marked as * is close to the time plot. The circuit
starts with an initial deviation vˆ0 and the deviation decays at a rate of p = 0.9586. Compared with
Fig. 12, Fig. 13 shows a faster decay due to a smaller pole. ✷
8 Buck Converter
Generally, the pole shifting due to the non-resistive load is converter-independent, and the results
derived above can be readily extended to the buck converter. The same pole shifting ∆pl for the
boost converter can be applied to the buck converter.
8.1 Scheme Four (S4): Buck Converter with a Pure CPL
8.1.1 Open-Loop Power Stage
From (36) and (32), the power stage pole for the buck converter with a pure CPL (with the total
effective resistance R = v2/P ) is
p = p0 +∆pl = 1−
ρT
RC
(
M
1−M
) = 1−
ρTP
v2C
(
M
1−M
) (40)
which is stable [12] and agreed with [20, Eq. 17].
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Figure 13: Time simulation of a boost converter with a CCL (with Io = −0.9175) in parallel with
a resistor R0 = 10. The discrete-time model prediction marked as * for vn is close to the time plot.
8.1.2 Current Mode Control (CMC)
From (36) and (33), the pole for the CMC buck converter with a pure CPL is
p = p0 +∆pc +∆pl = 1−
ρT
RC
(
M − 2Mmc
1−M
) = 1−
ρTP
v2C
(
M − 2Mmc
1−M
) (41)
which is unstable (with p > 1) if no compensating ramp is added (mc = 1). A ramp with mc > 2
(or equivalently, ma > m1) is required to stabilize the converter.
8.2 Scheme Five (S5): Buck Converter with a Pure CCL
8.2.1 Open-Loop Power Stage
From (38) and (32), the power stage pole for the buck converter with a pure CCL (with the total
effective resistance R = v/Io) is
p = p0 +∆pl = 1−
ρT
RC
(
1
1−M
) = 1−
ρTIo
vC
(
1
1−M
) (42)
For Io > 0, one has p < 1 and the converter is generally stable. For Io < 0, one has p > 1 and the
converter is unstable. Subharmonic oscillation (with p < −1) may occur if M > 1−ρT/2RC (close
to 1), which is rare because another condition [10] with M < D for the buck converter is required
in DCM.
8.2.2 Current Mode Control (CMC)
From (38) and (33), the pole for the CMC buck converter with a pure CCL is
p = p0 +∆pc +∆pl = 1−
ρT
RC
(
1− 2Mmc
1−M
) = 1−
ρTIo
vC
(
1− 2Mmc
1−M
) (43)
which is unstable with p > 1, for example, if Io > 0, M > 1/2 and no compensating ramp is added
(mc = 1). Saddle-node bifurcation occurs whenM = 1/2. The existence of saddle-node bifurcation
can be proved in another way based on steady-state analysis discussed next.
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Table 3: Poles for boost and buck converters with pure CPL or CCL.
Boost converter Buck converter
Pue CPL (R0 =∞), ∆pl =
2ρT
RC
Power stage 1− ρTRC (
1
M−1 ) 1−
ρT
RC (
M
1−M )
CMC (same as above) 1− ρTRC (
M− 2M
mc
1−M )
unstable if mc < 2
Pue CCL (R0 =∞), ∆pl =
ρT
RC
Power stage 1− ρTRC (
M
M−1 ) 1−
ρT
RC (
1
1−M )
CMC (same as above) 1− ρTRC (
1− 2M
mc
1−M )
unstable if mc < 2M
(Poles may be also unstable if R < 0.)
From (31), in steady state (to determine the fixed points), let Dn = D, vsn = vs and vn+1 =
vn = v =Mvs. Then (31) leads to a steady-state equation,
M2 −M +
v2cL
2TIovs
= 0 (44)
which is a quadratic equation of M and has two solutions,
M =
1
2
±
√
1
4
−
v2cL
2TIovs
(45)
The stable solution (fixed point) has M < 1/2 and the unstable solution has M > 1/2. From (45),
the two solutions coalesce and thus the saddle-node bifurcation occurs when M = 1/2 and
vc =
√
TIovs
2L
(46)
From (43), a ramp with mc > 2M (or equivalently, ma > (2M − 1)m1) is required to stabilize the
converter.
A summary of poles for boost and buck converters with pure CPL or CCL (R0 = ∞) is given
in Table 3.
Example 6. (Saddle-node bifurcation with coexistence of a stable orbit and an unstable orbit,
confirmed with time simulation.) Consider a CMC buck converter with vs = 5 V, fs = 200 kHz,
L = 5 µH, C = 40 µF, and vc = 0.9 A. The load is a pure CCL with Io = 0.4 A.
Results based on the exact switching model. Based on the exact switching model, there
coexist two T -periodic orbits shown in Fig. 14 in the time domain and Fig. 15 in state space. The
two orbits have the same peak inductor current set by vc = 0.9. They also have the same average
inductor current 0.4, which equals to Io. The first orbit has M = 0.28, v =Mvs = 1.4 and its pole
is 0.9785, which is stable. The second orbit has M = 0.72, v = Mvs = 3.6 and its pole is 1.022,
which is unstable.
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Figure 14: Coexistence of a stable orbit (solid line) and an unstable orbit (dashed line) in time
domain, vc = 0.9.
Results based on the discrete-time model. From (43), the poles for these two orbits are
0.9785 and 1.022, respectively, agreed exactly with the exact switching model. If vc = 1, the two
orbits (now with M = 1/2) coalesce and the saddle-node bifurcation occurs, predicted exactly by
(46).
Simulation verification. Two time simulations are made to verify the stability and instability
of the poles. First, let the circuit starts with an initial condition (iL0, v0) = (0, 1.5) for a period
of 200T , shown in Fig. 16. The circuit starts with an initial deviation vˆ0 = 0.15 − 0.14 = 0.1 and
the deviation decays at a rate of p = 0.9785. At the end of the time period 200T , the deviation
becomes vˆ200 = p
200vˆ0 = 0.0013, and the state trajectory of the capacitor voltage converges toward
the expected stable fixed point v =Mvs = 1.4.
Next, let the circuit starts with an initial condition (iL0, v0) = (0, 3.7) for a period of 50T ,
shown in Fig. 17. The circuit starts with an initial deviation vˆ0 = 3.7 − 3.6 = 0.1 and the
deviation grows at a rate of p = 1.0215. At the end of the time period 50T , the deviation grows
to vˆ50 = p
50vˆ0 = 0.029, and the state trajectory of the capacitor voltage moves away from the
unstable fixed point v =Mvs = 3.6.
These two time simulations confirm the stability and instability of the two orbits shown in
Fig. 15. Similar to the discussion in [13], if the circuit starts with an initial condition with iL = 0
and v < 3.6, the state trajectory will converge toward the stable fixed point (with v = 1.4). If the
circuit starts with an initial condition with iL = 0 and v > 3.6, the state trajectory will move away
from the unstable fixed point (with v = 3.6). ✷
Part III
Variable Frequency Control
Similar analysis can be applied to variable frequency control, such as valley voltage constant-
on-time control (denoted here as V-COTC) [25] or boundary (borderline) conduction mode (BCM)
[16, 17, 21]. The BCM is also called critical conduction mode. Variable switching frequency is
generally applied for ripple-based control [26] where only simple static feedback (instead of high-
order dynamic feedback) is required.
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Figure 15: Coexistence of a stable orbit (solid line) and an unstable orbit (dashed line) in state
space, vc = 0.9.
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Figure 16: The circuit starts with an initial condition (iL0, v0) = (0, 1.5) for a period of 200T .
The state trajectory of the capacitor voltage converges toward the expected stable fixed point
v =Mvs = 1.4.
In the variable frequency control, the n-th cycle period Tn is not fixed. An illustrative signal plot
of iL is shown in Fig. 18. There are two feedback variables dn and Tn. Without loss of generality,
only a resistive load is considered and hence Rn = R. With a non-resistive load, the pole is just
shifted by ∆pl as discussed in Sec. 7.
9 Scheme Six (S6): Valley Voltage Constant-On-Time Control (V-
COTC)
A V-COTC boost converter is shown in Fig. 20. For either a buck converter or a boost converter,
the operation of V-COTC is as follows. In a variable cycle period Tn which has three stages, the
switch is turned on in the first stage for a fixed time duration d = DT (hence dn = d and Dn = D),
the switch is turned off and the diode is turned on in the second stage (for a time duration D2T ),
and the switch is turned on again at t =
∑n
i=1 Ti (or at t = Tn within the cycle) when vo drops
below a control signal vc plus a compensating ramp with a slope ma. This control scheme puts a
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Figure 17: The circuit starts with an initial condition (iL0, v0) = (0, 3.7) for a period of 50T . The
state trajectory of the capacitor voltage moves away from the unstable fixed point v =Mvs = 3.6.
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Figure 18: An illustrative signal plot of iL in each cycle for DCM under variable frequency control.
vn+1 = f(vn, vsn, Tn)✲vsn ✲ vn
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Figure 19: Closed-loop large-signal dynamics for V-COTC.
constraint equation [22] at the end of the n-th cycle (at the switching instant t =
∑n
i=1 Ti):
g(vn, vsn, vcn, Tn) = vn+1 − vcn −maTn = 0 (47)
From (1), the power stage dynamics is
vn+1 = f(vn, vsn, Tn) = (1−
ρTn
RC
)vn +
ρd2v2sn
2LC(vn − vsn)
(48)
The closed-loop dynamics is shown in Fig. 19.
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Figure 20: A boost converter under V-COTC.
The closed-loop pole (also valid for the buck converter) is
p =
∂f
∂vn
−
∂f
∂Tn
(
∂g
∂Tn
)−1
∂g
∂vn
(49)
= p0 − (
ρMvs
RC
ρMvs
RC +ma
)p0 (50)
:= p0 +∆pc (51)
Without the ramp (ma = 0), one has ∆pc = −p0 and p = 0, resulting a deadbeat effect [10].
Adding the ramp removes the deadbeat effect.
A converter generally has two dynamic variables associated with the inductor current and the
capacitor voltage, and hence has two poles. In DCM, the pole associated with the inductor current
is zero. With the constant-on-time control, the second pole associated with the capacitor voltage
is also zero, agreed with [9].
10 Scheme Seven (S7): Boundary Conduction Mode (BCM)
The BCM can be considered as a special case of DCM and CCM. An illustrative signal plot of iL is
shown in Fig. 21. The operation of BCM is as follows. Within the n-th cycle, the switch is turned
on for a period dn, and the switch is turned off at t = Tn when iL = 0. The cycle period Tn is
the sum of the on-time (dn) and the off-time (Tn − dn). By simple algebra based on the inductor
current slopes for the on-time and the off-time, the cycle period Tn for BCM can be proved to be
proportional to the on-time dn. For the boost converter,
Tn =
dnvn
vn − vsn
(52)
For the buck converter,
Tn =
dnvsn
vn
(53)
Thus, Tn is a function of dn and it can be internalized into the closed-loop dynamics (shown later).
Two BCM schemes are considered. In the first scheme, the first stage has variable on-time
dn. The switch is turned off at t = dn within a cycle when iL = vcn. This control scheme puts a
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Figure 21: An illustrative signal plot of iL in each cycle for BCM.
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Figure 22: A boost converter under BCM.
constraint equation (similar to (25)) at the switching instant t = dn within the cycle. For the boost
converter,
dn =
vcnL
vsn
(54)
For the buck converter,
dn =
vcnL
vsn − vn
(55)
In the second scheme, the first stage has constant on-time dn = d = DT , instead of variable
on-time. For simplicity, the first scheme is denoted here simply as BCM, and the second scheme is
denoted as BCM-COT.
Since the BCM can be considered as a special case of DCM and CCM, the steady-state equations
for DCM and CCM can be applied in BCM. The following steady-state equations are used through-
out the paper to simplify the small-signal dynamics. From (3) and (4), for the boost converter in
DCM, one has D =
√
KM(M − 1). For the boost converter in BCM (operating at the CCM-DCM
boundary), K = D(1 − D)2 = (M − 1)/M3. For the buck converter in DCM, from [10, p. 124],
D =
√
KM2/(1 −M). For the buck converter in BCM, K = 1−D = 1−M .
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Figure 23: Closed-loop large-signal dynamics for BCM.
10.1 Boost Converter
10.1.1 BCM with Variable On-Time
A BCM boost converter is shown in Fig. 22. From (52), similar to (48), the large-signal dynamics
is
vn+1 = f(vn, vsn, dn) = (1−
ρdnvn
RC(vn − vsn)
)vn +
ρd2nv
2
sn
2LC(vn − vsn)
(56)
where the constraint equation for dn is shown in (54). The dynamics is shown in Fig. 23, where
the dynamic variable Tn is internalized.
By taking partial derivatives of (56), the small-signal dynamics is
vˆn+1 = (1−
2ρT
RC
)vˆn +
ρTM
RC
vˆsn +
ρT
2CM
vˆcn (57)
The pole is stable and its location agrees with [16] by a simple continuous-to-discrete mapping.
From (57), the DC gain of control-to-output transfer function is
Toc(1) =
R
4M
(58)
agreed with [21]. Similarly from (57), the DC gain of audio-susceptibility is
Tos(1) =
M
2
(59)
also agreed with [16].
10.1.2 BCM with Constant On-Time (BCM-COT)
A BCM-COT boost converter is shown in Fig. 25. By setting dn = d = DT in (56), the large-signal
dynamics is
vn+1 = f(vn, vsn) = (1−
ρdvn
RC(vn − vsn)
)vn +
ρd2v2sn
2LC(vn − vsn)
(60)
The dynamics is shown in Fig. 24, where the dynamic variable Tn is internalized.
By taking partial derivatives of the large-signal dynamics, the small-signal dynamics is
vˆn+1 = (1−
2ρT
RC
)vˆn +
ρT
RC
(
2M2
M − 1
)vˆsn (61)
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Figure 24: Large-signal dynamics for BCM-COT.
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Figure 25: A boost converter under BCM-COT.
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Figure 26: The circuit starts with an initial condition (iL0, v0) = (0, 19) for 150 cycles. The sampled
state trajectory of the capacitor voltage vn converges toward v = 18.787.
Example 7. (The discrete-time model accurately predicts the pole location, confirmed with time
simulation.) Consider a BCM-COT boost converter with parameters vs = 5 V, R = 20 Ω, L = 5
µH, C = 40 µF, Rc = 0, and d = 7 µs.
A time simulation is made to confirm the pole location. Let the circuit starts with an initial
condition (iL0, v0) = (0, 19) for 150 cycles (with a variable period in each cycle), shown in Fig. 26.
The circuit starts with an initial deviation vˆ0 = 0.213 and the deviation decays at a rate of p = 0.975.
At the end of the 150 cycles, the deviation becomes vˆ150 = p
150vˆ0 = 0.0048, and the sampled state
trajectory of the capacitor voltage vn converges toward the fixed point v = 18.787. ✷
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10.2 Buck Converter
10.2.1 BCM with Variable On-Time
From (53), similar to (31), the large-signal dynamics for the BCM buck converter is
vn+1 = (1−
ρdnvsn
RCvn
)vn −
ρd2nvsn
2LC
(1−
vsn
vn
) (62)
where the constraint equation for dn is shown in (55).
By taking partial derivatives of (62), the small-signal dynamics is
vˆn+1 = (1−
ρT
RC
)vˆn +
ρT
2C
vˆcn (63)
The pole is stable and its location agrees with [16]. From (63), the DC gain of control-to-output
transfer function is
Toc(1) =
R
2
(64)
agreed with [16]. Similarly from (63) which does not have a term associated with vˆsn, the audio-
susceptibility is zero, also agreed with [16].
10.2.2 BCM with Constant On-Time (BCM-COT)
By setting dn = d = DT in (62), the large-signal dynamics for the BCM-COT buck converter is
vn+1 = (1−
ρdvsn
RCvn
)vn −
ρd2vsn
2LC
(1−
vsn
vn
) (65)
By taking partial derivatives of the large-signal dynamics, the small-signal dynamics is
vˆn+1 = (1−
ρT 2
2LC
)vˆn +
ρT
RC
(
M
1−M
)vˆsn (66)
A summary for boost and buck converters with variable frequency control is given in Table 4.
11 Conclusion
A simple one-dimensional discrete-time model is used to analyze the boost converter in discon-
tinuous conduction mode. Boost and buck converters in seven different schemes are analyzed
systematically. The linearized dynamics is obtained simply by taking partial derivatives with re-
spect to dynamic variables. The discrete-time model provides a simpler alternative (different from
the circuit-averaging approach) to design or analyze the converter. The key results are summarized
in Tables 2-4.
In the discrete-time model, there is only a single pole and no zero. The single closed-loop pole
is a linear combination of three terms: the open-loop pole, a term due to the control scheme, and a
term due to the non-resistive load. Even with a single pole, the phase response of the discrete-time
model can go beyond -90 degrees as in the two-pole average models.
In the boost converter with a resistive load under current mode control, adding the compensating
ramp has no effect on the pole location. Increasing the ramp slope decreases the DC gain of control-
to-output transfer function and increases the audio-susceptibility. The ramp, beneficial in CCM to
stabilize the current loop, may be unnecessary in DCM since the current loop is not oscillatory.
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Table 4: Summary for boost and buck converters with variable frequency control, some agreed with
past research results [16,21].
Boost converter Buck converter
V-COTC
Pole, p ( ma
ma− ρMvsRC
)p0 (
ma
ma− ρMvsRC
)p0
Pole, ma = 0 (no ramp) 0, dead-beat 0, dead-beat
BCM
Pole, p 1− 2ρTRC [16] 1−
ρT
RC [16]
DC gain, Toc(1)
R
4M [21]
R
2 [16]
Audio-susceptibility, Tos(1)
M
2 [16] 0 [16]
BCM-COT
Pole, p 1− 2ρTRC 1−
ρT 2
2LC
Audio-susceptibility, Tos(1)
M2
M−1
KM
1−M
Similar analysis is applied to the buck converter with a non-resistive load or variable switching
frequency. The derived dynamics agrees closely with the exact switching model and the past
research results. Similar analysis can be applied to other types of converters in DCM. The derived
discrete-time models can be also applied to other applications, such as power factor correction and
digital control of DC-DC converters.
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